San José State University
Computer Science Department
CS 147, Section 01
Computer Architecture
Fall, 2018

Course and Contact Information

Instructor: Kaushik Patra
Office Location: DH 282
Telephone: (408) 924-5161
Email: kaushik.patra@sjsu.edu
Office Hours: Wed 4:30 pm – 5:45 pm
Class Days/Time: MW 7:30 pm – 8:45 pm (Sec01)
Classroom: DH 135
Prerequisites: CS 47 or CMPE 102 or equivalent (with a grade of "C-" or better)

Course Format
This course uses hybrid style. In general students are expected to have computer systems with internet connection. A tool ‘ModelSim’ will be used to study hardware operation concepts. The materials are uploaded in Canvas prior to class. Students are encouraged to review the lecture note before coming to class. During class hour it is expected that students bring their laptop with internet connection to download some simulation material to work on during class hour if needed. All the homework and assignments are to be uploaded in Canvas.
Course Description

Introduction to the basic concepts of computer hardware structure and design, including processors and arithmetic logic units, pipelining, and memory hierarchy.

Course Topics:

Hardware Description Languages, Data Representation in Computer Hardware, Computer Arithmetic, Memory Organization, Control Unit Operation and Implementation, Instruction Formats, Pipelining and Vector Processing, Multiprocessing, and RISC Architecture and Principles.

Course Objectives:

- Review the basic Boolean number representation schemes, digital logic gates, and basic combinatorial and sequential circuit structures.
- Introduction to the basic roles and responsibilities for each of the major hardware components of a computer.
- Review the need to use a memory hierarchy, perform memory management, and to explain to them the various memory management techniques and their tradeoffs.
- Review implementation of the fundamental mathematical operations such as addition, subtraction, multiplication, and division and optimization with Boolean operands.
- Review tradeoffs between complex instruction set computers (CISC) and reduced instruction set computers (RISC).
- Review non-classical architectures such as parallel processors and pipelined machines which are used to accelerate hardware performance without impacting legacy sequential software programming languages or techniques.
- Introduction to computer-aided design tools and hardware description languages useful to computer architects in performing functional verification and performance measurements of digital systems.
- Review operation of hardware and software working synergistically together.

Learning Outcomes and Course Goals

Course Goal:

To examine alternative organizations and architectures associated with the implementation of basic computer hardware functions such as the memory hierarchy and its management, central processing unit (CPU) and arithmetic logic unit (ALU), instruction sets, and RISC.

Course Learning Outcomes (CLO):

Upon successful completion of this course, students should be able to:
• Understand the role of each major hardware component of a computer system and their synergistic interaction with each other and software.

• Analyze and perform tradeoffs between the cost, performance, and reliability of alternative computer architectures.

• Understand, analyze, and design digital logic structures for the basic combinational and sequential circuits.

• Understand the alternative binary internal representation of information (such as sign-magnitude, one's complement, two's complement, and floating point) along with their optimizations and tradeoffs.

• Be able to perform basic mathematical operations (add, multiply) in the various Boolean number representation schemes.

• Understand the operation of, and be able to analyze from a cost/performance standpoint, certain optimized hardware structures.

• Appreciate the need to use a memory hierarchy and understand how locality of memory referencing in typical programs can be leveraged to perform effective memory architecture management.

• Understand and emulate the various mapping, replacement, and dynamic memory allocation algorithms for cache and virtual memory management.

• Understand the rationale and philosophy behind both complex instruction set computers (CISC) and reduced instruction set computers (RISC), and the tradeoffs between the two architectures.

• Understand how pipelining and parallel processing are cost-effective methods of increasing hardware performance.

• Appreciate how computer-aided design tools and hardware description languages can be used to verify and measure the performance of hardware designs

**BS in Computer Science Program Outcomes Supported:**

These are the BSCS Program Outcomes supported by this course:

a) An ability to apply knowledge of computing and mathematics to solve problems.

b) An ability to analyze a problem, to identify and define the computing requirements appropriate to its solution

c) An ability to design, implement, and evaluate a computer-based system, process, component, or program to meet desired needs

d) An ability to use current techniques, skills, and tools necessary for computing practice

e) An ability to apply mathematical foundations, algorithmic principles, and computer science theory in the modeling and design of computer-based systems in a way that demonstrates comprehension of the tradeoffs involved in design choices.
**Required Texts/Readings** – can be rented or bought used/new from SJSU bookstore

**Textbook**

COMPUTER ORGANIZATION and DESIGN | Edition: 5  
Author: DAVID A. PATTERTSON  
ISBN: 9780124077263  
Publication Date: 10/10/2013  
Publisher: ELSEVIER

**Other Readings**

COMPUTER ARCHITECTURE | Edition: 5TH 12  
Author: HENNESSY  
ISBN: 9780123838728  
Publication Date: 09/29/2011  
Publisher: ELSEVIER

LOGIC & COMPUTER DESIGN FUNDAMENTALS  
Author: MANO & KIME  
ISBN: 9780131989269  
Publication Date: 06/15/2007  
Publisher: PEARSON

COMPUTER ORGANIZATION and ARCHITECTURE | Edition: 9TH 13  
Author: STALLINGS  
ISBN: 9780132936330  
Publication Date: 03/15/2012  
Publisher: PEARSON

VERILOG HDL-W/CD | Edition: 2ND 03  
Author: PALNITKAR  
ISBN: 9780130449115  
Publication Date: 03/10/2003  
Publisher: PEARSON

**Other technology requirements / equipment / material**

You will be **required** to bring a wireless laptop to all classes.

**Course Requirements and Assignments**

- Each student is expected to be present, punctual, and prepared at every scheduled class and lab session. It is assumed that the students already have basic knowledge of digital Boolean logic and fundamentals of assembly language machine programming.
- Attendance is **NOT** optional. Individual participation is also required. There will be no make-ups for missed midterm or assignments, unless any special arrangements is made with the instructor beforehand.
- All student must complete the Syllabus agreement through by **Aug 27, 2018 11:59 pm.** Any one failed to do so will be dropped from the class. The link to this agreement will be sent to individual email as ‘*(CS147,01) PreReg-Survey*’ from [https://sjsu.qualtrics.com](https://sjsu.qualtrics.com).
- There will be 3 home works, 3 individual projects, 4 quizzes, one midterm and final exam. All home works and projects should be submitted through Canvas. No scanned copy of handwritten solution is allowed. Allowed document type is **PDF** only.

Project report should contain the following.
- Introduction containing objective.
- Requirement.
• Design and Implementation.
• Testing
• Conclusion
• Make sure to
  1. Include clear diagrams for requirement and design.
  2. Include code snippet to explain implementation.
  3. Include screen shots of testing results.
  4. Upload source code and test program as zip archive.

Project reports are encouraged to be submitted in IEEE format.
[http://www.ieee.org/conferences_events/conferences/publishing/templates.html ]

10% of the obtained marks in project will be awarded as extra points in project evaluation if report submitted in proper IEEE format.

Final Examination or Evaluation
There shall be an appropriate final examination and evaluation at the scheduled time as indicated in University calendar, unless specifically exempted by the college dean who has curricular responsibility of the course. The examination is expected to have descriptive, problem analysis and problem solving style questions to answer.

Grading Information
  1. Homework carries 30% towards final score. Average of 3 score from homework will be contributed.
  2. Project carries 30% towards final score. Average of 3 score from projects will be contributed.
  3. Quiz carries 20% towards final score. Average of 4 score from quiz will be contributed.
  4. Midterm carries 10% towards final score.
  5. Final carries 10% towards final score.

Submission is allowed till 11:59 pm on due date. Zero delay tolerance for the submission, i.e. NO late submission is permitted, unless you make special arrangements with your instructor beforehand.

You will receive a numeric score for the midterm, the final, each of the total homework, and each project submission. Letter grade, which is your class grade, will be obtained by adding the numeric scores and weighing with the percentages given below. Fraction in percentage will be converted into nearest integer value (‘>= 0.5’ will be moved to next integer number, ‘< 0.5’ will be moved to previous integer number).

<table>
<thead>
<tr>
<th>Grade</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>A+</td>
<td>100-97%</td>
</tr>
<tr>
<td>A</td>
<td>96-93%</td>
</tr>
<tr>
<td>A-</td>
<td>92-90%</td>
</tr>
<tr>
<td>B+</td>
<td>89-87%</td>
</tr>
<tr>
<td>B</td>
<td>86-83%</td>
</tr>
<tr>
<td>B-</td>
<td>82-80%</td>
</tr>
<tr>
<td>C+</td>
<td>79-77%</td>
</tr>
<tr>
<td>C</td>
<td>76-73%</td>
</tr>
<tr>
<td>C-</td>
<td>72-70%</td>
</tr>
<tr>
<td>D+</td>
<td>69-67%</td>
</tr>
<tr>
<td>D</td>
<td>66-63%</td>
</tr>
<tr>
<td>D-</td>
<td>62-60%</td>
</tr>
<tr>
<td>F</td>
<td>59-0%</td>
</tr>
</tbody>
</table>

Failure
Classroom Protocol

1. **You must come to class on time!** Students entering the classroom late disrupt the lecture and / or the students already in class who may be engaged in lab or discussion. Late students will not be accepted in class.

2. If you miss a lecture you are still responsible for any material discussed or assignments given. A large portion of each class will be used for hands-on lab / discussion. All students are expected to participate in class activities. Students who are often absent will find themselves at a disadvantage during the tests.

3. No audio / video recording or photography in the classroom without prior permission of instructor.

4. It is individual **student responsibility** to **check validity** of their homework, assignment, project, submission (format error, blank files, corrupted files, and many more such) and re-submit within deadline if needed. Once the grading is started there will be no consideration for resubmit. **If the submission found to have any logistics issue at grading time (format error, blank files, corrupted files, and many more such) it will be evaluated as 0.**

5. No personal discussion or cell phone activity during class time. Please set the cell phone on **silent/vibrate** mode.

6. All e-mail communication to the instructor must have the subject line start with [CS147,01]

7. Email to be sent to the instructor's SJSU email ID (**kaushik.patra@sjsu.edu**) only.

University Policies

Per University Policy S16-9, university-wide policy information relevant to all courses, such as academic integrity, accommodations, etc. will be available on Office of Graduate and Undergraduate Programs’ Syllabus Information web page at [http://www.sjsu.edu/gup/syllabusinfo/](http://www.sjsu.edu/gup/syllabusinfo/)
<table>
<thead>
<tr>
<th>Date</th>
<th>Lecture</th>
<th>Lab</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>08/22/17</td>
<td>Intro CS147</td>
<td></td>
<td></td>
</tr>
<tr>
<td>08/27/17</td>
<td>Introduction to Computer, Basic Instruction Set, ALU</td>
<td>Tool setup</td>
<td>HW01 Posted, Project I Posted</td>
</tr>
<tr>
<td>08/27/17</td>
<td></td>
<td></td>
<td>Submit Prerequisite Survey &amp; Syllabus Agreement</td>
</tr>
<tr>
<td>08/29/17</td>
<td>Clock, Memory, Controller, Von-Neumann Architecture, System Software</td>
<td>Hierarchical Models</td>
<td>Last day to drop course 08/31</td>
</tr>
<tr>
<td>09/03/17</td>
<td></td>
<td></td>
<td>Labor Day (Campus Closed)</td>
</tr>
<tr>
<td>09/05/17</td>
<td>Digital Synthesis, Number Representation</td>
<td>Simulation Project</td>
<td>Add code will be sent through e-mail by September 3, 2018</td>
</tr>
<tr>
<td>09/10/17</td>
<td>Boolean Algebra I</td>
<td>Data Flow Modeling I</td>
<td>Last date to add course.</td>
</tr>
<tr>
<td>09/12/17</td>
<td>Boolean Algebra II</td>
<td>Data Flow Modeling II</td>
<td>Project II Posted.</td>
</tr>
<tr>
<td>09/17/17</td>
<td>Comb/Seq Logic I</td>
<td>Memory Modeling</td>
<td>Quiz-01</td>
</tr>
<tr>
<td>09/19/17</td>
<td>Comb/Seq Logic II</td>
<td>Project 02 Discussion</td>
<td>Project I Submission</td>
</tr>
<tr>
<td>09/24/17</td>
<td>Seq Logic Design, Common Digital Components I</td>
<td>Behavioral Modeling I</td>
<td>HW02 Posted</td>
</tr>
<tr>
<td>09/26/17</td>
<td>Common Digital Components II</td>
<td>Behavioral Modeling II</td>
<td>HW01 Submission / Project 02 Milestone 1 Submission</td>
</tr>
<tr>
<td>10/01/17</td>
<td>Addition / Subtraction Logic Circuit</td>
<td>Behavioral Modeling III</td>
<td></td>
</tr>
<tr>
<td>10/03/17</td>
<td>Multiplication / Division Logic Circuit</td>
<td>Behavioral Modeling IV</td>
<td>Project 02 Milestone 2 Submission</td>
</tr>
<tr>
<td>10/08/17</td>
<td>Putting Together a Microprocessor – I</td>
<td>Project 02</td>
<td></td>
</tr>
<tr>
<td>10/10/17</td>
<td>Putting Together a Microprocessor – II</td>
<td>Project 02</td>
<td>Project 02 Milestone 3 Submission, Quiz-02</td>
</tr>
<tr>
<td>10/15/17</td>
<td>Midterm Review</td>
<td>Project 02</td>
<td></td>
</tr>
<tr>
<td>10/17/17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10/22/17</td>
<td>Instruction Set Architecture, RISC/CISC</td>
<td>Project 02</td>
<td>Project 02 Milestone 4 Submission</td>
</tr>
<tr>
<td>10/24/17</td>
<td>Processor Performance Measurement</td>
<td>Gate Level Modeling I</td>
<td>Project III Posted</td>
</tr>
<tr>
<td>10/29/17</td>
<td>Pipeline Architecture I</td>
<td>Gate Level Modeling II</td>
<td>Project II Submission</td>
</tr>
<tr>
<td>10/31/17</td>
<td>Pipeline Architecture II</td>
<td>Gate Level Modeling III</td>
<td></td>
</tr>
<tr>
<td>11/05/17</td>
<td>ILP, Hardware Threading</td>
<td>Project 03 Part I</td>
<td>HW02 Submission / HW03 Posted</td>
</tr>
<tr>
<td>11/07/17</td>
<td>Parallel Processing I</td>
<td>Project 03 Part II</td>
<td>Quiz-03</td>
</tr>
<tr>
<td>11/12/17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11/14/17</td>
<td>Parallel Processing II</td>
<td>Project 03 Part III</td>
<td></td>
</tr>
<tr>
<td>11/19/17</td>
<td>Memory Hierarchy, Cache Memory I</td>
<td>Project 03 Part IV</td>
<td></td>
</tr>
<tr>
<td>11/21/17</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11/26/17</td>
<td>Cache Memory II</td>
<td>Project 03</td>
<td></td>
</tr>
<tr>
<td>11/28/17</td>
<td>Cache Memory III</td>
<td>Project 03</td>
<td></td>
</tr>
<tr>
<td>12/03/17</td>
<td>Cache Memory IV</td>
<td>Project 03</td>
<td>Quiz-04</td>
</tr>
<tr>
<td>12/05/17</td>
<td>Virtual Memory Concept</td>
<td>Project III Submission</td>
<td></td>
</tr>
<tr>
<td>12/10/17</td>
<td></td>
<td></td>
<td>HW03 Submission (Dec 08)</td>
</tr>
<tr>
<td>12/12/17</td>
<td></td>
<td></td>
<td>Final Exam @ 7:45 PM – 10:00 PM</td>
</tr>
</tbody>
</table>