San José State University
Department of Computer Science
CS147, Computer Architecture, Section 2, Spring, 2019

Course and Contact Information

Instructor: Fabio Di Troia
Office Location: DH282
Telephone:
Email: fabio.ditroia@sjsu.edu
Office Hours: Thursday, 14:30 – 16:30
Class Days/Time: TuTh 9:00AM - 10:15AM
Classroom: MH 222
Prerequisites: CS 47 or CMPE 102 or equivalent (with a grade of "C-" or better)

Course Format

Faculty Web Page and MYSJSU Messaging

Course materials such as syllabus, handouts, notes, assignment instructions, etc. can be found on Canvas Leaning Management System course login website at http://sjsu.instructure.com. You are responsible for regularly checking with the messaging system through MySJSU at http://my.sjsu.edu (or other communication system as indicated by the instructor) to learn of any updates.

Course Description

Introduction to the basic concepts of computer hardware structure and design, including processors and arithmetic logic units, pipelining, and memory hierarchy.

Course Learning Outcomes (CLO)

Upon successful completion of this course, students will be able to:

- Understand the role of each major hardware component of a computer system and their synergistic interaction with each other and software.
- Analyze and perform tradeoffs between the cost, performance, and reliability of alternative computer architectures.
• Understand, analyze, and design digital logic structures for the basic combinational and sequential circuits.

• Understand the alternative binary internal representation of information (such as sign-magnitude, one's complement, two's complement, and floating point) along with their optimizations and tradeoffs.

• Be able to perform basic mathematical operations (add, multiply) in the various Boolean number representation schemes.

• Understand the operation of, and be able to analyze from a cost/performance standpoint, certain optimized hardware structures.

• Appreciate the need to use a memory hierarchy and understand how locality of memory referencing in typical programs can be leveraged to perform effective memory architecture management.

• Understand and emulate the various mapping, replacement, and dynamic memory allocation algorithms for cache and virtual memory management.

• Understand the rationale and philosophy behind both complex instruction set computers (CISC) and reduced instruction set computers (RISC), and the tradeoffs between the two architectures.

• Understand how pipelining and parallel processing are cost-effective methods of increasing hardware performance.

**Required Texts/Readings**

**Textbook**

COMPUTER ORGANIZATION and DESIGN – The Hardware/Software Interface | Edition: 5th
Authors: David A. Patterson, John L. Hennessy
ISBN: 9780124077263
Publication Date: 10/10/2013
Publisher: ELSEVIER

**Other Readings**

COMPUTER ARCHITECTURE | Edition: 5th
Author: John L. Hennessy
ISBN: 9780123838728
Publication Date: 09/29/2011
Publisher: ELSEVIER

COMPUTER ORGANIZATION and ARCHITECTURE | Edition: 10th
Author: Stallings
ISBN: 9780134101613
Publication Date: 01/12/2015
Publisher: PEARSON
Course Requirements and Assignments

SJSU classes are designed such that in order to be successful, it is expected that students will spend a minimum of forty-five hours for each unit of credit (normally three hours per unit per week), including preparing for class, participating in course activities, completing assignments, and so on. More details about student workload can be found in University Policy S12-3 at http://www.sjsu.edu/senate/docs/S12-3.pdf.

Homework, Midterm and Final exam are expected for this class. Homework is due on Canvas by class starting time on the due date. Each assigned problem requires a solution and an explanation (or work) detailing how you arrived at your solution. Cite any outside sources used to solve a problem. When grading an assignment, I may ask for additional information.

NOTE that University policy F69-24 at http://www.sjsu.edu/senate/docs/F69-24.pdf states that “Students should attend all meetings of their classes, not only because they are responsible for material discussed therein, but because active participation is frequently essential to insure maximum benefit for all members of the class. Attendance per se shall not be used as a criterion for grading.”

Final Examination or Evaluation

The final examination occurs in class and will be published on Canvas. If you cannot use a laptop to access Canvas, you can ask for a paper version.

Grading Information

- Homework, 30%
- Midterm, 30%
- Final, 40%

Note that "All students have the right, within a reasonable time, to know their academic scores, to review their grade-dependent work, and to be provided with explanations for the determination of their course grades." See University Policy F13-1 at http://www.sjsu.edu/senate/docs/F13-1.pdf for more details.

Determination of Grades

Semester grade will be computed as a weighted average of the 3 scores listed above. No make-up tests or quizzes will be given and no late homework (or other work) will be accepted. Also, in-class work must be completed in the section that you are enrolled in.

Nominal Grading Scale:

<table>
<thead>
<tr>
<th>Percentage</th>
<th>Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td>92 and above</td>
<td>A</td>
</tr>
<tr>
<td>90 – 91</td>
<td>A-</td>
</tr>
<tr>
<td>88 – 89</td>
<td>B+</td>
</tr>
<tr>
<td>82 – 87</td>
<td>B</td>
</tr>
<tr>
<td>Grade Range</td>
<td>Grade</td>
</tr>
<tr>
<td>-------------</td>
<td>-------</td>
</tr>
<tr>
<td>80 – 81</td>
<td>B-</td>
</tr>
<tr>
<td>78 – 79</td>
<td>C+</td>
</tr>
<tr>
<td>72 – 77</td>
<td>C</td>
</tr>
<tr>
<td>70 – 71</td>
<td>C-</td>
</tr>
<tr>
<td>68 – 69</td>
<td>D+</td>
</tr>
<tr>
<td>62 – 67</td>
<td>D</td>
</tr>
<tr>
<td>60 – 61</td>
<td>D-</td>
</tr>
<tr>
<td>59 and below</td>
<td>F</td>
</tr>
</tbody>
</table>

**Classroom Protocol**

- **Cheating** will not be tolerated.
- Student must be respectful of the instructor and other students. For example, No disruptive or annoying talking.
- Turn off cell phones
- Class begins on time
- Valid picture ID required at all times

**University Policies**

Per University Policy S16-9, university-wide policy information relevant to all courses, such as academic integrity, accommodations, etc. will be available on Office of Graduate and Undergraduate Programs’ Syllabus Information web page at http://www.sjsu.edu/gup/syllabusinfo/”

**CS147 / Computer Architecture, Spring 2019, Course Schedule**

This schedule is subject to change. Any change will be communicated via Canvas with fair notice.

**Course Schedule**

<table>
<thead>
<tr>
<th>Week</th>
<th>Date</th>
<th>Topics, Readings, Assignments, Deadlines</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1/24</td>
<td>Introduction</td>
</tr>
<tr>
<td>1</td>
<td>1/29</td>
<td>Introduction</td>
</tr>
<tr>
<td>2</td>
<td>1/31</td>
<td>MIPS Instructions</td>
</tr>
<tr>
<td>2</td>
<td>2/05</td>
<td>MIPS Instructions</td>
</tr>
<tr>
<td>3</td>
<td>2/07</td>
<td>MIPS Instructions</td>
</tr>
<tr>
<td>3</td>
<td>2/12</td>
<td>MIPS Instructions</td>
</tr>
<tr>
<td>Week</td>
<td>Date</td>
<td>Topics, Readings, Assignments, Deadlines</td>
</tr>
<tr>
<td>------</td>
<td>--------</td>
<td>------------------------------------------</td>
</tr>
<tr>
<td>4</td>
<td>2/14</td>
<td>Arithmetic for Computers</td>
</tr>
<tr>
<td>4</td>
<td>2/19</td>
<td>Arithmetic for Computers</td>
</tr>
<tr>
<td>5</td>
<td>2/21</td>
<td>Arithmetic for Computers</td>
</tr>
<tr>
<td>5</td>
<td>2/26</td>
<td>Arithmetic for Computers</td>
</tr>
<tr>
<td>6</td>
<td>2/28</td>
<td>Arithmetic for Computers</td>
</tr>
<tr>
<td>6</td>
<td>3/05</td>
<td>Logic Design</td>
</tr>
<tr>
<td>7</td>
<td>3/07</td>
<td>Logic Design</td>
</tr>
<tr>
<td>7</td>
<td>3/12</td>
<td>Wrap-up</td>
</tr>
<tr>
<td>8</td>
<td>3/14</td>
<td><strong>MIDTERM</strong></td>
</tr>
<tr>
<td>8</td>
<td>3/19</td>
<td>The Processor</td>
</tr>
<tr>
<td>9</td>
<td>3/21</td>
<td>The Processor</td>
</tr>
<tr>
<td>9</td>
<td>3/26</td>
<td>The Processor</td>
</tr>
<tr>
<td>10</td>
<td>3/28</td>
<td>The Processor</td>
</tr>
<tr>
<td>10</td>
<td>4/09</td>
<td>The Processor</td>
</tr>
<tr>
<td>11</td>
<td>4/11</td>
<td>The Processor</td>
</tr>
<tr>
<td>11</td>
<td>4/16</td>
<td>Memory Hierarchy</td>
</tr>
<tr>
<td>12</td>
<td>4/18</td>
<td>Memory Hierarchy</td>
</tr>
<tr>
<td>12</td>
<td>4/23</td>
<td>Memory Hierarchy</td>
</tr>
<tr>
<td>13</td>
<td>4/25</td>
<td>Memory Hierarchy</td>
</tr>
<tr>
<td>13</td>
<td>4/30</td>
<td>Memory Hierarchy</td>
</tr>
<tr>
<td>14</td>
<td>5/02</td>
<td>Memory Hierarchy</td>
</tr>
<tr>
<td>14</td>
<td>5/07</td>
<td>TBD</td>
</tr>
<tr>
<td>15</td>
<td>5/09</td>
<td>Wrap-up</td>
</tr>
<tr>
<td>Final Exam</td>
<td>5/20</td>
<td>14:45-17:00</td>
</tr>
</tbody>
</table>

Computer Architecture, CS147, Spring, 2019