Course and Contact Information

Instructor: Robert Chun
Office Location: MH 413
Telephone: (408) 924-5137
Email: Robert.Chun@sjsu.edu
Office Hours: MW 4:30pm-5:30pm
Class Days/Time: MW 1500 - 1615
Classroom: MH222
Prerequisites: A Computer Architecture Class and An Operating Systems Class

Faculty Web Page

Course materials such as presentation slides, notes, assignments, etc. can be found on my faculty web page at http://www.sjsu.edu/people/Robert.Chun/courses

Course Description

An advanced hardware architecture and software development class focused on multi-threaded, parallel processing algorithms and techniques. A detailed study of high-performance parallel processing hardware architectures ranging from on-chip Instruction-Level Parallelism to multi-core microprocessor chips to large distributed supercomputing systems including Clusters, Grids, and Clouds. Discussion and hands-on exercises in a broad range of various parallel programming paradigms and languages such as Pthreads, MPI, OpenMP, Map-Reduce Hadoop, CUDA and OpenCL. The class will focus on the fundamental concepts associated with the design and analysis of parallel processing systems. Special emphasis will be placed on avoiding the unique non-deterministic software defects that can arise in parallel processing systems including race conditions and deadlocks. A term project and oral presentation on a topic selected by the student will be required.
Course Learning Outcomes (CLO)

Upon successful completion of this course, students will be able to:

- Understand the Technical and Business motivation and need for current state-of-the-art computing systems to incorporate Parallel Processing into the Hardware and Software Subsystems.
- Explain the Micro-Hardware Architectural Evolutionary Trends leading to on-chip Instruction-Level Parallelism, and Pipelining, SuperScalar, Multi-Function Unit Parallel Processing.
- Understand the Macro-Hardware Architectural Evolutionary Trends leading to Parallel Processing including Flynn’s Taxonomy and the recent progression in high-performance supercomputing architectures from Clusters to Grids and to Clouds.
- Explain data dependency analysis & hazards, and Amdahl’s Law, which limits the amount of practical speedup and scalability that can be achieved with Parallel Processing.
- Perform Design and Analysis Techniques for Parallel Processing Systems including the identification of data vs. task partitioning in algorithms and applications.
- Understand the Different Models for implementing parallelism in Computing Systems such as shared memory and message passing.
- Explain the software challenges associated with Parallel Processing including the difference between concurrent vs. parallel execution models, deadlocks and race conditions.
- Understand a sample of current parallel programming paradigms and languages and be able to write parallel programs using them.

Required Texts/Readings

Textbooks


Web Resources

See Informational Sheet: "Useful Web Links for Parallel Processing Course"

Course Requirements and Assignments

Assignments include two midterms, one final, a written and oral report, and a set of projects (consisting of a combination of written problems and programming assignments) weighted as follows. Grading is based on a class curve. All assignments (especially the oral presentation) must be completed by the student on the due date specified to receive credit for the class. Late assignments (including the scheduled oral presentations) or exams are not accepted. All students must uphold academic honesty, especially for the required term paper, per university policy detailed at [http://www.sjsu.edu/specialeddocs/current-forms/AcademicIntegrityPolicy.pdf](http://www.sjsu.edu/specialeddocs/current-forms/AcademicIntegrityPolicy.pdf)
Success in this course is based on the expectation that students will spend, for each unit of credit, a minimum of 45 hours over the length of the course (normally three hours per unit per week) for instruction, preparation/studying, or course related activities, including but not limited to internships, labs, and clinical practica. Other course structures will have equivalent workload expectations as described in the syllabus.

**Final Examination**

The final exam for the class will be held on Monday, May 20, 2019 at 1215-1430

**Grading Information**

Grading consists of two midterms, one final, a written and oral report, and a set of projects (consisting of a combination of written problems and programming assignments) weighted as follows. Grading is based on a class curve. All assignments (especially the oral presentation) must be completed by the student on the due date specified to receive credit for the class. Late assignments or exams are not accepted. All students must uphold academic honesty, especially for the required term paper, per university policy detailed at http://www.sjsu.edu/specialed/docs/current-forms/AcademicIntegrityPolicy.pdf

- **15%** Midterm Exam 1  
  Week 6 (Approximate)
- **15%** Midterm Exam 2  
  Week 12 (Approximate)
- **30%** Written Term Paper/Project & Oral Presentations  
  Weeks 13-15
- **30%** Final Exam  
  Monday, May 20, 2019 at 1215-1430
- **10%** Combined total of Three HW/Projects  
  Due as announced in class

**Classroom Protocol**

Students are expected to attend all classes, ESPECIALLY THE TERM PAPER ORAL PRESENTATIONS.
**University Policies**

Per University Policy S16-9, university-wide policy information relevant to all courses, such as academic integrity, accommodations, etc. will be available on Office of Graduate and Undergraduate Programs’ Syllabus Information web page at http://www.sjsu.edu/gup/syllabusinfo/

---

**CS159  Spring 2019 Tentative Course Schedule**

<table>
<thead>
<tr>
<th>Lecture</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 - 3</td>
<td>Introduction, Motivation and Overview of Parallel Processing with an emphasis on the Micro- and Macro-Hardware Evolutionary Trends leading to Parallelism and the Software Challenges of Parallelism</td>
</tr>
<tr>
<td>4 - 6</td>
<td>Hardware Pipelining and Instruction-Level Parallelism (ILP)</td>
</tr>
<tr>
<td>7 - 8</td>
<td>Multi-Function Parallelism in Hardware</td>
</tr>
<tr>
<td>9</td>
<td>Data dependency analysis and control hazard analysis including RAW, WAR, WAW, and Branch Prediction</td>
</tr>
<tr>
<td>10</td>
<td>Limitations of Hardware-based, Software-transparent ILP</td>
</tr>
<tr>
<td>11 - 17</td>
<td>Software Challenges of Parallel Processing including Concurrent vs. Parallel Execution Models, Amdahl’s Law, Deadlocks, Race Conditions, Semaphores</td>
</tr>
<tr>
<td>18</td>
<td>Models of Parallelism such as Shared Memory, Message Passing</td>
</tr>
<tr>
<td>19 - 21</td>
<td>Parallel Programming Paradigms including Unix Process Forking, PVM, MPI, OpenMP, CUDA, OpenCL, Hadoop Map-Reduce, GPGPU Computing, Toolsets for Parallel Program Software Development and Debugging.</td>
</tr>
<tr>
<td>Final Exam</td>
<td>Monday, May 20, 2019 at 1215-1430</td>
</tr>
</tbody>
</table>