# San José State University

# **Computer Science Department**

## **CS 147, Section 05**

## **Introduction to Computer Architecture**

## Fall, 2014

### **Course and Contact Information**

**Instructor:** Kaushik Patra

Office Location: DH 282

*Telephone*: (408) 924-5060

Email: kaushik.patra@sjsu.edu

*Office Hours:* Wednesday 10:30 am – 11:45 am

Class Days/Time: MW 9:00 am - 10:15 am

Classroom: MH 422

**Prerequisites:** CS 47 or CMPE 102 or equivalent (with a grade of "C-" or better)

### **Course Description**

Introduction to the basic concepts of computer hardware structure and design, including processors and arithmetic logic units, pipelining, and memory hierarchy.

## Course Topics:

Hardware Description Languages, Data Representation in Computer Hardware, Computer Arithmetic, Memory Organization, Control Unit Operation and Implementation, Instruction Formats, Pipelining and Vector Processing, Multiprocessing, and RISC Architecture and Principles.

#### Course Objectives:

- Review the basic Boolean number representation schemes, digital logic gates, and basic combinatorial and sequential circuit structures.
- Introduction to the basic roles and responsibilities for each of the major hardware components of a computer.
- Review the need to use a memory hierarchy, perform memory management, and to explain to them the various memory management techniques and their tradeoffs.
- Review implementation of the fundamental mathematical operations such as addition, subtraction, multiplication, and division and optimization with Boolean operands.
- Review tradeoffs between complex instruction set computers (CISC) and reduced instruction set computers (RISC).

- Review non-classical architectures such as parallel processors and pipelined machines which are used to
  accelerate hardware performance without impacting legacy sequential software programming languages or
  techniques.
- Introduction to computer-aided design tools and hardware description languages useful to computer architects in performing functional verification and performance measurements of digital systems.
- Review operation of hardware and software working synergistically together.

#### Course Goal:

To examine alternative organizations and architectures associated with the implementation of basic computer hardware functions such as the memory hierarchy and its management, central processing unit (CPU) and arithmetic logic unit (ALU), instruction sets, and RISC.

## Course Learning Outcomes (CLO):

Upon successful completion of this course, students should be able to:

- Understand the role of each major hardware component of a computer system and their synergistic interaction with each other and software.
- Analyze and perform tradeoffs between the cost, performance, and reliability of alternative computer architectures.
- Understand, analyze, and design digital logic structures for the basic combinational and sequential circuits.
- Understand the alternative binary internal representation of information (such as sign-magnitude, one's complement, two's complement, and floating point) along with their optimizations and tradeoffs.
- Be able to perform basic mathematical operations (add, multiply) in the various Boolean number representation schemes.
- Understand the operation of, and be able to analyze from a cost/performance standpoint, certain optimized hardware structures.
- Appreciate the need to use a memory hierarchy and understand how locality of memory referencing in typical programs can be leveraged to perform effective memory architecture management.
- Understand and emulate the various mapping, replacement, and dynamic memory allocation algorithms for cache and virtual memory management.
- Understand the rationale and philosophy behind both complex instruction set computers (CISC) and reduced instruction set computers (RISC), and the tradeoffs between the two architectures.
- Understand how pipelining and parallel processing are cost-effective methods of increasing hardware performance.
- Appreciate how computer-aided design tools and hardware description languages can be used to verify and measure the performance of hardware designs.

#### BS in Computer Science Program Outcomes Supported:

These are the BSCS Program Outcomes supported by this course:

- (a) An ability to apply knowledge of computing and mathematics to solve problems.
- (b) An ability to analyze a problem, to identify and define the computing requirements appropriate to its solution
- (c) An ability to design, implement, and evaluate a computer-based system, process, component, or program to meet desired needs
- (d) An ability to use current techniques, skills, and tools necessary for computing practice
- (e) An ability to apply mathematical foundations, algorithmic principles, and computer science theory in the modeling and design of computer-based systems in a way that demonstrates comprehension of the tradeoffs involved in design choices.

## Recommended Texts/Readings – can be rented or bought used/new from SJSU bookstore

#### Textbook:

COMPUTER ORGANIZATION and DESIGN | Edition: 5

Author: DAVID A. PATTERSON

ISBN:9780124077263 Publication Date:10/10/2013 Publisher:ELSEVIER

#### Other Readings:

COMPUTER ARCHITECTURE | Edition: 5TH 12

Author: HENNESSY ISBN: 9780123838728 Publication Date: 09/29/2011 Publisher: ELSEVIER

COMPUTER ORGANIZATION and ARCHITECTURE | Edition: 9TH 13

Author: STALLINGS ISBN: 9780132936330 Publication Date: 03/15/2012

Publisher: PEARSON

VERILOG HDL-W/CD | Edition: 2ND 03

Author: PALNITKAR ISBN: 9780130449115 Publication Date: 03/10/2003

Publisher: PEARSON

## **Course Requirements and Assignments**

- Each student is expected to be present, punctual, and prepared at every scheduled class and lab session. It is assumed that the students already have basic knowledge of digital Boolean logic and fundamentals of assembly language machine programming.
- You will be **required** to bring a <u>wireless laptop</u> to all classes.
- Each class session will be divided into lecture (~40 min) and hands-on lab / discussion (~30 min) with 5 min break in between. Attendance is **NOT** optional. Individual participation is also required. There will be no makeups for missed midterm or assignments, unless any special arrangements is made with the instructor beforehand.
- All student **must complete** the *Syllabus agreement* through Canvas quiz by *Aug 27, 2014 12:00 noon*. Any one **failed** to do so will be **dropped** from the class.
- There will be **3 home works** and **3 individual projects**, one **midterm** and **final exam**. All home works and projects should be submitted through Canvas. **No scanned copy** of handwritten solution is allowed. Allowed document types are PDF / ODT / DOC.

Project report should contain the following.

- Introduction containing objective.
- Requirement.
- Design and Implementation.
- Testing
- Conclusion
- Make sure to
  - 1. Include clear diagrams for requirement and design.
  - 2. Include code snippet to explain implementation.
  - 3. Include screen shots of testing waveforms and results.
  - 4. Upload HDL source code and test program as zip archive.

Project reports are encouraged to be submitted in <a href="IEEE format.">IEEE format.</a>
[ http://www.ieee.org/conferences\_events/conferences/publishing/templates.html ]

10% of the obtained marks will be awarded as extra points in project evaluation if report submitted in proper IEEE format.

## **Grading Policy**

- 1. Homework carries **30%** towards final score. Average of 3 score from homework will be contributed.
- 2. Project carries 30% towards final score. Average of 3 score from projects will be contributed.
- 3. Midterm carries 20% towards final score.
- 4 Final carries 20% towards final score

Submission is allowed till **11:59 pm on due date**. Zero delay tolerance for the submission, i.e. NO late submission is permitted, unless you make special arrangements with your instructor beforehand.

You will receive a numeric score for the midterm, the final, each of the total homework, and each project submission. Letter grade, which is your class grade, will be obtained by adding the numeric scores and weighing with the percentages given below. Fraction in percentage will be converted into nearest integer value ('>= 0.5' will be moved to next integer number, '< 0.5' will be moved to previous integer number).

A+= 100-97%	A = 96-93%	A-= 92-90%	
B+ = 89-87%	B = 86-83%	B- = 82-80%	
C+ = 79-77%	C = 76-73%	C-= 72-70%	
D+ = 69-67%	D = 66-63%	D- = 62-60%	
F = 59-0% Failure			

"Students are strongly encouraged to take courses to satisfy GE Areas R, S, and V from departments other than their major department. Passage of the Writing Skills Test (WST) or ENGL/LLD 100A with a C or better (C-not accepted), and completion of Core General Education are prerequisite to all SJSU Studies courses. Completion of, or co--registration in, 100W is strongly recommended. A minimum aggregate GPA of 2.0 in GE Areas R, S, & V shall be required of all students." See <a href="University Policy S14-5"><u>University Policy S14-5</u></a> at <a href="http://www.sjsu.edu/senate/docs/S14-5.pdf"><u>http://www.sjsu.edu/senate/docs/S14-5.pdf</u></a>."

#### **Classroom Protocol**

- 1. **You must come to class on time!** Students entering the classroom late disrupt the lecture and / or the students already in class who may be engaged in lab or discussion. Late students will not be accepted in class.
- 2. If you miss a lecture you are still responsible for any material discussed or assignments given. A large portion of each class will be used for hands-on lab / discussion. All students are expected to participate in class activities. Students who are often absent will find themselves at a disadvantage during the tests.
- 3. No audio / video recording or photography in the classroom without prior permission of instructor.
- 4. No personal discussion or cell phone activity during class time. Please set the cell phone on **silent/vibrate** mode.
- 5. All e-mail communication to the instructor must have the *subject* line start with [CS-147, 05]
- 6. Email to be sent to the instructor's SJSU email ID (kaushik.patra@sjsu.edu) only.

## **University Policies**

### Dropping and Adding:

Students are responsible for understanding the policies and procedures about add/drop, grade forgiveness, etc. Refer to the current semester's <a href="Catalog Policies">Catalog Policies</a> section at <a href="http://info.sjsu.edu/static/catalog/policies.html">http://info.sjsu.edu/static/catalog/policies.html</a>. Add/drop deadlines can be found on the current academic year calendars document on the <a href="http://www.sjsu.edu/provost/services/academic\_calendars/">Academic Calendars</a> webpage at <a href="http://www.sjsu.edu/provost/services/academic\_calendars/">http://www.sjsu.edu/provost/services/academic\_calendars/</a>. The <a href="Late Drop Policy">Late Drop Policy</a> is available at <a href="http://www.sjsu.edu/aars/policies/latedrops/policy/">http://www.sjsu.edu/aars/policies/latedrops/policy/</a>. Students should be aware of the current deadlines and penalties for dropping classes. Information about the latest changes and news is available at the <a href="Advising Hub">Advising Hub</a> at <a href="http://www.sjsu.edu/advising/">http://www.sjsu.edu/advising/</a>.

## Consent for Recording of Class and Public Sharing of Instructor Material:

<u>University Policy S12-7</u>, http://www.sjsu.edu/senate/docs/S12-7.pdf, requires students to obtain instructor's permission to record the course :

- "Common courtesy and professional behavior dictate that you notify someone when you are recording
  him/her. You must obtain the instructor's permission to make audio or video recordings in this class.
  Such permission allows the recordings to be used for your private, study purposes only. The recordings
  are the intellectual property of the instructor; you have not been given any rights to reproduce or
  distribute the material."
- "Course material developed by the instructor is the intellectual property of the instructor and cannot be shared publicly without his/her approval. You may not publicly share or upload instructor generated material for this course such as exam questions, lecture notes, or homework solutions without instructor consent."

### Academic integrity:

Your commitment, as a student, to learning is evidenced by your enrollment at San Jose State University. The <u>University Academic Integrity Policy S07-2</u> at http://www.sjsu.edu/senate/docs/S07-2.pdf requires you to be honest in all your academic course work. Faculty members are required to report all infractions to the office of Student Conduct and Ethical Development. The <u>Student Conduct and Ethical Development website</u> is available at http://www.sjsu.edu/studentconduct/.

## Campus Policy in Compliance with the American Disabilities Act:

If you need course adaptations or accommodations because of a disability, or if you need to make special arrangements in case the building must be evacuated, please make an appointment with me as soon as possible, or see me during office hours. <a href="Presidential Directive 97-03">Presidential Directive 97-03</a> at <a href="http://www.sjsu.edu/president/docs/directives/PD\_1997-03.pdf">http://www.sjsu.edu/president/docs/directives/PD\_1997-03.pdf</a> requires that students with disabilities requesting accommodations must register with the <a href="Accessible Education Center">Accessible Education Center</a> (AEC) at <a href="http://www.sjsu.edu/aec">http://www.sjsu.edu/aec</a> to establish a record of their disability.

## Accommodation to Students' Religious Holidays:

San José State University shall provide accommodation on any graded class work or activities for students wishing to observe religious holidays when such observances require students to be absent from class. It is the responsibility of the student to inform the instructor, in writing, about such holidays before the add deadline at the start of each semester. If such holidays occur before the add deadline, the student must notify the instructor, in writing, at least three days before the date that he/she will be absent. It is the responsibility of the instructor to make every reasonable effort to honor the student request without penalty, and of the student to make up the work missed. See <u>University Policy S14-7</u> at http://www.sjsu.edu/senate/docs/S14-7.pdf.

# Course Schedule (tentative) – subject to change by instructor with due notice.

08/25/14 Introducti	Intro CS1	47	
Introducti		.,	
	on to computer		Turn-in deadline for Syllabus agreement by
	ruction Set		12:00 noon.
08/27/14 ALU			Need to send pre-req proof by 8/29
09/01/14	a. 41	Labor Day (Ca	ampus Closed)
	Controller	Simulation	11 1 11 11 11 11 00/02/14 11 11
Von Neun		Project	Add code will be supplied by 09/02/14 midnight.
09/03/14 System so		Example	Project-I will be up.
Digital Sy		TT:1-:1 N	TT
	Representation Algebra Review	Data Flow Modeling	Homework 1 will be up.
	Algebra Review		Report due for Project I
09/17/14   Boolean F		Data Flow Modeling	Report due for 1 roject 1
Comb/Sec		Data 110W Wlodering	
	Subtraction	Data Flow Modeling	Project I evaluation will be returned.
09/24/14 Multiplica		Behavioral Modeling	roject revaluation will be returned.
09/29/14 Division		Behavioral Modeling	
	Mux / Decoder	Behavioral Modeling	
Design Fl	ow	Ŭ	Homework 1 is due. Solution will be posted by
			10/07 midnight. Homework 2 is up.
RISC / CI			3
10/08/14 Midterm i	review	Behavioral Modeling	
10/13/14		Midterr	
			Project III will be up
		1 3	Homework 1 evaluation will be returned.
	architecture		Report due for Project II
	architecture	Gate Level Modeling	
10/29/14 Vector pro 11/03/14 Hardware	threading	Gate Level Modeling Gate Level Modeling	
			D 4 II 1
Memory I 11/05/14 Internal M		Advanced HDL topic	Project II evaluation will be returned.
11/03/14 Internal N	Temory		Homework 2 is due. Solution will be posted by
11/10/14 Internal M	Memory.	Advanced HDL topic	
11/10/14 Internal N		Advanced HDL topic	11/11 initialight.
11/17/14 Internal N		Advanced HDL topic	
11/19/14 External M			Home work 2 will be returned
-1,17,11. Enterinal		J	Homework 3 is due. Solution will be posted by
11/24/14 Input/Out	nut	Project III	11/25 midnight.
11/26/14 Input/Out		Project III	
12/01/14 Interconne	1		Report due for Project III
12/03/14 Interconne			Home work 3 will be returned
12/08/14 OS Suppo		Advanced HDL topic	
OS Suppo	ort		
	m Review	Advanced HDL topic	Project III evaluation will be returned.
		Final Exam @ 7:	15 AM (MH422)