## EE 172

## DR RAY KWOK

## AMPLIFIER PROJECT

## BY

## AMPLIFIER GROUP

## 05/25/04

| AC Analysis Group | DC Analysis Group | S-Parameter Analysis and Layout Group |  |
| :---: | :---: | :---: | :---: |
| Hadi Alamdar | Mai Cao | Adesoji Sajuyigbe | LiCheng Shiue |
| Kenneth Tseng | Rajan Joshi | Venkata Vegesna |  |

## Introduction

## Design Background

The class project required to build a transmitter and receiver circuit. The specific task that this group was to design for the project is the amplifier. The amplifier is the block in the transmitter and receiver circuit that takes a signal and amplifies to a desired level so that other successive block can utilize the signal.

The transmitter block requires the amplifier to have the following major specifications:

- Input/output impedance $50 \Omega$
- Power Gain 27-30dBm
- Operating Frequency $915 \mathrm{MHz} \pm 50 \mathrm{MHz}$
- Gain Flatness $\pm 1 \mathrm{~dB}$

The receiver block requires a Low Noise Amplifier (LNA) to have the following major specifications:

- Input/output impedance
$50 \Omega$
- Power Gain
$27-30 \mathrm{dBm}$
- Operating Frequency
$915 \mathrm{MHz} \pm 50 \mathrm{MHz}$
- Gain Flatness $\pm 1 \mathrm{~dB}$
- Noise Figure 1 dB Max
The receiver block LNA is beyond the scope of this project since the design of this amplifier requires more investigation than time can permit for this course. Therefore, the amplifier designed for the transmitter stage will be used in lieu of the LNA. The transmitter amplifier specification for the power gain requires that a two-stage amplifier be designed. Again, the design of such an amplifier requires investigation and time to successfully complete the project. So, a single stage amplifier with a maximum power gain of 15 dBm will be designed. The aim was to successfully verify the single stage prototype circuit. Once successfully verified, a second duplicate prototype circuit will be made for the transmitter.


## Design Introduction

The design of an amplifier requires proper DC biasing for maximum gain, AC analysis to determine bandwidth and voltage gain, S-parameter analysis for transistor stability and two-port matching, and layout analysis.

A decision was made to design a simple class A amplifier. Once considering all the above items, a single stage class A design was implemented and built on a board. The design was tested as much as time permitted. A duplicate board was not built since the testing was not completed.

The report format of the design steps are presented in the following order (author/s in parenthesis):

- Board Layout (Venkata Vegesna)
- DC biasing Analysis (Rajani Joshi, Mai Cao)
- AC Analysis (Kenneth Tseng, Hadi Alamdar)
- S-Parameter Analysis (Adesoji Sajuyigbe, LiCheng Shiue, Venkata Vegesna)
- Amplifier Testing
- Discussion/Conclusion


## Board Layout (Ven)

The board layout requires that the trace width on board is equivalent to a $50 \Omega$-transmission line. A software application named APPCAD made by Agilent was used to determine the trace width. An assumption was made that the software utilizes the equations in (Pozar, 162) for the calculation of the trace width required to achieve $50 \Omega$. The following parameter were entered into APPCAD:

- $\mathcal{E r}=4.6$ (FR-4)
- Thickness of trace $=1 \mathrm{mil}$
- Height=62.5mil
- Frequency $=915 \mathrm{MHz}$

The width of the trace was varied to achieve a $50 \Omega$-transmission line. The thickness was calculated to be 0.115 in . When the trace tested to measure the S11 on the network analyzer, the impedance was $68 \Omega$. The trace was increased in width to 0.168 in . to make a $50 \Omega$-transmission line.

## DC Biasing Analysis (Rajani, Mai)

DC ANALYSIS FOR N-MOSFET CIRCUITS:


Figure 1: Schematic for Two Stage Amplifier Circuit for 30 dB Gain

1) For PD57002


Figure 2: DC analysis circuit for PD57002 and PD57006

The saturation region is used if the FET is to operate as an amplifier.

Therefore,

$$
V_{D S} \geq V_{G S}-V_{T}
$$

Where,


Figure 3: Vd Vs Vg curve for PD57002

$$
\begin{array}{lc}
V_{G S_{=}}=4.8 \mathrm{~V} & \text { (From graph lof Drain Current \& Gate Source } \\
V_{T}:=3 \mathrm{~V} & \text { Voltage in the data sheet of PD57002 ) } \\
V_{D S}=13.5 \mathrm{~V} & \text { (From data sheet of PD57002) }
\end{array}
$$

For n-channel enhancement-type MOSFET operates in the saturation region when $V_{G S}$ is greater than $V_{T}$ and the value of $V_{T}$ is controlled during device fabrication and typically lies in the range 1 to 3 V . Therefore, we chose $V_{T}=3 \mathrm{~V}$.
$\Rightarrow \quad 13.5 \mathrm{~V} \geq(4.8 \mathrm{~V}-3 \mathrm{~V}=1.8 \mathrm{~V}) \quad$ (It does make physical sense)
The required value for $R_{D}$ can be found as follows:

$$
R_{D}=\frac{V_{D D}-V_{D}}{I_{D}}
$$

Since the source voltage is connect to ground $\Rightarrow V_{D S}=V_{D}=13.5 \mathrm{~V}$

$$
R_{D}=\frac{28 V-13.5 V}{150 m A}=96 \Omega
$$

To find the values required for $R_{1} \& R_{2}$, we are used the application of voltage divider.

$$
\begin{aligned}
& \quad V_{G}=V_{D D} \frac{R_{2}}{R_{1}+R_{2}}\left(V_{G}=V_{G S}=4.8 V \text { since } V_{s}=0 \mathrm{~V}\right) \\
& \Leftrightarrow \quad 4.8 V=28 V \frac{R_{2}}{R_{1}+R_{2}} \\
& \text { or } \quad \frac{4.8 V}{28 V}=\frac{R_{2}}{R_{1}+R_{2}} \\
& 0.17 R_{1}+0.17 R_{2}=R_{2} \\
& 0.17 R_{1}=0.83 R_{2}
\end{aligned}
$$

Taking the above ratio $\Rightarrow R_{1}=830 \mathrm{~K} \Omega \& R_{2}=170 \mathrm{k} \Omega$
2) For PD57006
$V_{D S}=13.5 V$ (From data sheet of PD57002)
Drain Current vs. Gate-Source Voltage


Figure 3: Vd Vs Vg curve for PD57006

$$
\begin{array}{ll} 
& V_{G S_{=}}=4.8 \mathrm{~V} \\
& \\
& \\
V_{T}: 2.5 \mathrm{~V} & \text { (From graph of Drain Current \& Gate Source Voltage in } \\
\Rightarrow \quad & 13.5>(3.56-2.5=1.06 \mathrm{~V})
\end{array}
$$

The required value for $R_{D}$ can be found as follows:

Since the source voltage is connect to ground $\Rightarrow V_{D S}=V_{D}=13.5 \mathrm{~V}$

$$
\mathrm{R}_{\mathrm{D}}=\frac{28-13.5}{200 \mathrm{~mA}}=72.5 \Omega
$$

To find the values required for $R_{1} \& R_{2}$, we are used the application of voltage divider.

$$
\begin{aligned}
& V_{G}=V_{D D} \frac{R_{2}}{R_{1}+R_{2}}\left(\text { Since } \mathrm{V}_{\mathrm{G}}=\mathrm{V}_{\mathrm{GS}}=3.65 \mathrm{~V}, V_{s}=0 \mathrm{~V}\right) \\
& 3.65=28 \frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}
\end{aligned}
$$

$$
0.130 \mathrm{R} 1=0.869 \mathrm{R} 2
$$

Taking above ration: $\mathrm{R} 1=870 \mathrm{~K} \Omega ; \mathrm{R} 2=130 \mathrm{~K} \Omega$

## PROBLEM AND SOLUTION:

| PROBLEM | SOLUTION |
| :---: | :---: |
| 1. Calculating the values of Rd, R1 and R2 to design an amplifier | - With careful study of the datasheet of the transistor the all available and usable information were extracted. <br> - Seek help from Professor Zoroofchi, Javad |
| 2. Finding the exact resistors value and power dissipated in stores | - Used the closest possible value we can find |
| 3. After soldering the part in the board, difficulty in getting the desired values of Vds and Vgs when the board was tested | - Used a spare transistor and tested in the breadboard (without soldering). <br> - After the circuit gave the required values for Vgs, Vds, the circuit was transferred to the soldering board. <br> - A register and the MOSFET soldered were found faulty |

## AC Analysis (Kenneth, Hadi)

AC Analysis for PD57002

AC Analysis for PD57006
$\mathrm{Cc} 1=\mathrm{Cc} 2=100 \mathrm{uF}$
$s^{2}$, two zeros at zero frequency
$\mathrm{R}_{\mathrm{Cl}}=R_{S}+R_{1} / / R_{2}$
$\mathrm{R}_{\mathrm{C} 1}=50+839 k / / 170 k=141 k \Omega$
$\omega_{P 1}=\frac{1}{C_{C 1} R_{C 1}}$
$\omega_{P 1}=\frac{1}{10 \times 10^{-6} \times 141 \times 10^{3}}=0.7 \mathrm{rad} / \mathrm{s}$
$\mathrm{R}_{\mathrm{C} 2}=96+50=; 150 \Omega$
$\omega_{P 2}=\frac{1}{C_{C 2} R_{C 2}}$
$\omega_{P 2}=\frac{1}{10 \times 10^{-6} \times 150}=666 \mathrm{rad} / \mathrm{s}$
$f_{p 2}=106 \mathrm{~Hz}$
$\frac{V_{o}}{V_{g}}=-\frac{R_{L}^{\prime}}{1 / g_{m}}=-g_{m} R_{L}^{\prime}$
$\frac{V_{g}}{V_{s}}=\frac{141 k}{R_{s}+141 k} ; 1$
$\frac{V_{o}}{V_{s}} ;-g_{m} R_{L}^{\prime}$
$C_{T}=C_{g s}+C_{m}=C_{g s}+C_{g d}\left(1+g_{m} R_{L}^{\prime}\right)$
$\omega_{P 3}=\frac{1}{C_{T} R_{T}}, \mathrm{R}_{\mathrm{T}}=141 / / R_{s} ; R_{s}$
$\omega_{P 4}=\frac{1}{C_{g d} R_{e q 4}}, \quad \mathrm{R}_{\mathrm{eq} 4}=50 / / 96$
$\omega_{P 3}=\omega_{P 4}$

AC Analysis to meet 915 MHz for PD57006S
$R_{C 1}=\frac{(880 k)(130 k)}{880 k+130 k}=113.3 k \Omega$
$g_{m}=\frac{2 I_{D}}{V_{G S}-V_{T}}=\frac{2 \times 0.2}{3.55-2.5}=0.38095 \frac{\mathrm{~A}}{\mathrm{~V}}$
$\omega_{P 1}=\frac{1}{C_{C 1} R_{C 1}}=\frac{1}{\left(10 \times 10^{-6}\right)(113.3 \mathrm{k})}=0.883 \mathrm{rad} / \mathrm{s}$
$R_{C 2}=73+50=123 \Omega$
$\omega_{P 2}=\frac{1}{C_{C 2} R_{C 2}}=\frac{1}{\left(10 \times 10^{-6}\right)(123)}=813 \mathrm{rad} / \mathrm{s}$
The gain fro the circuit is found on midband frequency
$R_{L}^{\prime}=R_{D} / / R_{L}$
$\frac{V_{o}}{V_{g}}=-\frac{R_{L}^{\prime}}{1 / g_{m}}$
$=-g_{m} R_{L}^{\prime}$
$=-g_{m} \frac{R_{D} R_{L}}{R_{D}+R_{L}}$
$=0.38095 \times 29.67$
$=11.3$
in $\mathrm{dB} \Rightarrow \frac{V_{o}}{V_{g}}=21.06 \mathrm{~dB}$


## S-Parameter Analysis (Soji, Li, Ven)

## Matching

In the design of an amplifier, a major practical consideration is matching. Matching is needed in order to minimize signal reflections to and from the ports. At higher frequencies, matching is more crucial than at lower frequencies. In this design of a 915 MHz RF amplifier, the matching is significantly important. At this frequency, the effects of a mismatch often result in energy loss.


Figure 1: Two Port System
(Courtesy: maxim-ic.com)

## Conjugate Matching

In a multi-port network, simultaneous matching should be employed. Simultaneous matching involves matching one port in the network while taking the other port(s) into consideration. Using this matching technique, each port is conjugately matched to other ports in the system. In this design, the amplifier - a two port network - is matched using conjugate matching. The equations from 3.6.1 to 3.6.8 (G. Gonzalez, pg. 240) show the procedures of obtaining perfect matching parameters. A visual description (Signal Flow Graph) of the S-matrices in a two port network is illustrated in Figure 2 below.


Figure 2: S-parameters (Courtesy: maxim-ic.com)

In order to use the conjugate matching equations, the Rollett stability factor, K , has to be greater than unity (G. Gonzalez, 226, 241). The expression for K is given in the equation below.

$$
K=\frac{1-\left|S_{11}\right|^{2}-\left|S_{22}\right|^{2}+|\Delta|^{2}}{2\left|S_{12} S_{21}\right|}, \text { where } \Delta=S_{11} S_{22}-S_{12} S_{21}
$$

Based on the S-parameter specifications given for the PD57002 transistor at 900 MHz , the value of K calculated is 0.148 which is much less than 1 . As a result, the conjugate matching method cannot be applied at this point.

## Stability

As stated above, for unconditionally stable, K must be greater than unity. On the contrary, when K is less than unity, the transistor is potentially unstable. Since the S-parameters of the PD57002 result in a value of $K=0.148$, the transistor is potentially unstable.

The methods that could be engaged to stabilize this transistor are resistive loading or adding negative feedback (G. Gonzalez, 228). Resistive loading is chosen instead of adding negative feedback because of its simplicity. In this case, there are four types of resistive loading that could help to improve stability (G. Gonzalez, 228). A series resistor implemented at the input of the transistor is used to stabilize the amplifier discussed in this report.

The required value for a stabilizing resistor can be computed when the stability circles are drawn on a Smith Chart. The equations 3.3.7 to 3.3.10 (G. Gonzalez, 218) show the formulas required to get the radius and center of the load and source stability circles respectively. Once the stability circles are drawn on the Smith Chart, the stable region can be determined. The stable region is the area on the Smith Chart that is not enclosed by the stability circles.

It is important to avoid the region of overlap between the stability circle and the Smith Chart because this region dictates instability. For this reason, the stability circle(s) should be moved out of the Smith Chart. To move these stability circle(s) away, any impedance or admittance circle tangent to the stability circle(s) should be traced to the real axis. The value at the intersection with the real axis is the normalized value of the stabilizing impedance (G. Gonzalez, 227). Since the trace follows the impedance chart, the resistive value obtained will be series to the gate/drain of the transistor.

For the PD57002 transistor, a stabilizing impedance of $10 \Omega$ is determined. Thus, a $10 \Omega$ resistor is chosen to be connected in series with the gate of the transistor. The new Sparameter values of the transistor block are then computed (G. Gonzalez, 228). The computation is a simple process of cascading the resistor with the transistor. The resistor and transistor parameters are converted to ABCD parameter. Both ABCD parameters are multiplied and a new ABCD matrix is calculated. The new $A B C D$ matrix is then converted S parameters. The newly calculated S parameters are used to calculate the new K value. The new K value is 1.102 . Since $\mathrm{K}>1$, the transistor/resistor combination is considered unconditionally stable. The new S parameters can be used to conjugately match the transistor.

|  | Unstabilized | Stabilized (with $10 \Omega$ ) |
| :--- | :---: | :---: |
| K | 0.148 | 1.1 |
| S11 | $-0.753-\mathrm{j} 0.489$ | $-0.506-\mathrm{j} 0.354$ |
| S21 | $2.268+\mathrm{j} 1.709$ | $1.987+\mathrm{j} 1.372$ |
| S12 | $0.023-\mathrm{j} 0.021$ | $0.022-\mathrm{j} 0.019$ |
| S22 | $-0.563-\mathrm{j} 0.696$ | $-0.048-\mathrm{j} 0.696$ |

Table 1: Comparison of parameters before and after resistive loading
With the new S-parameters and calculated reflection coefficients, the matching is done using a Smith Chart.

## Matching (input/output)

to be discussed

After the values and configuration of the matching network is obtained, the realization of the matching is simulated using Microwave Office (MWO). While doing the simulation in MWO, the values of the matching lumped elements are tuned to optimize the performance. The tuned schematic is shown in Figure 3, and the S-parameters versus frequency plot is shown in Figure 4. Table 2 shows expected S-parameters of the whole amplifier system a

Test Results

Discussion/Conclusion

